PH1330AL

N-channel 30 V 1.3 m Ω logic level MOSFET in LFPAK

Rev. 01 — 14 October 2009

Product data sheet

1. Product profile

1.1 General description

Logic level N-channel MOSFET in LFPAK package qualified to 150 $^{\circ}$ C. This product is designed for computing customers only

1.2 Features and benefits

- Advanced TrenchMOS provides low RDSon and low gate charge
- High efficiency gains in switching power convertors
- Improved mechanical and thermal characteristics
- LFPAK provides maximum power density in a Power SO8 package

1.3 Applications

For computing customers only

1.4 Quick reference data

Table 1. Quick reference

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
V_{DS}	drain-source voltage	T _j ≥ 25 °C; T _j ≤ 150 °C		-	-	30	V
I _D	drain current	T_{mb} = 25 °C; V_{GS} = 10 V; see <u>Figure 1</u>	<u>[1]</u>	-	-	100	Α
P _{tot}	total power dissipation	T _{mb} = 25 °C; see <u>Figure 2</u>		-	-	121	W
Tj	junction temperature			-55	-	150	°C
Avalanc	he ruggedness						
E _{DS(AL)S}	non-repetitive drain-source avalanche energy	V_{GS} = 10 V; $T_{j(init)}$ = 25 °C; I_D = 100 A; $V_{sup} \le$ 30 V; R_{GS} = 50 Ω ; unclamped		-	-	383	mJ
Dynamic	characteristics						
Q_{GD}	gate-drain charge	$V_{GS} = 4.5 \text{ V}; I_D = 25 \text{ A};$		-	9.3	-	nC
$Q_{G(tot)} \\$	total gate charge	V _{DS} = 12 V; see <u>Figure 13</u> and <u>14</u>		-	46.6	-	nC
Static ch	aracteristics						
R_{DSon}	drain-source on-state resistance	$V_{GS} = 10 \text{ V}; I_D = 15 \text{ A};$ $T_j = 100 \text{ °C}; \text{ see } \frac{\text{Figure } 12}{}$		-	-	1.8	mΩ
		$V_{GS} = 10 \text{ V}; I_D = 15 \text{ A};$ $T_j = 25 \text{ °C}; \text{ see } \frac{\text{Figure } 17}{\text{ constant}}$		-	1.04	1.3	mΩ

^[1] Continuous current is limited by package.



N-channel 30 V 1.3 m Ω logic level MOSFET in LFPAK

2. Pinning information

Table 2. Pinning information

Pin	Symbol	Description	Simplified outline	Graphic symbol	
1	S	source		_	
2	S	source		D	
3	S	source			
4	G	gate			
mb	D	mounting base; connected to drain	1 2 3 4 SOT1023 (LFPAK2)	mbb076 S	

3. Ordering information

Table 3. Ordering information

Type number	Package				
	Name	Description	Version		
PH1330AL	LFPAK2	Plastic single-ended surface-mounted package (LFPAK2); 4 leads	SOT1023		

4. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions		Min	Max	Unit
V_{DS}	drain-source voltage	T _j ≥ 25 °C; T _j ≤ 150 °C		-	30	V
V_{DGR}	drain-gate voltage	$T_j \ge 25 \text{ °C}; T_j \le 150 \text{ °C}; R_{GS} = 20 \text{ k}\Omega$		-	30	V
V_{GS}	gate-source voltage			-20	20	V
I _D	drain current	V_{GS} = 10 V; T_{mb} = 100 °C; see <u>Figure 1</u>	<u>[1]</u>	-	100	Α
		V_{GS} = 10 V; T_{mb} = 25 °C; see <u>Figure 1</u>	<u>[1]</u>	-	100	Α
I_{DM}	peak drain current	$t_p \le 10 \mu\text{s}; \text{ pulsed}; T_{mb} = 25 ^{\circ}\text{C}; \text{ see } \underline{\text{Figure 3}}$		-	923	Α
P _{tot}	total power dissipation	T _{mb} = 25 °C; see <u>Figure 2</u>		-	121	W
T _{stg}	storage temperature			-55	150	°C
T _j	junction temperature			-55	150	°C
$T_{sld(M)}$	peak soldering temperature			-	260	°C
Source-di	rain diode					
Is	source current	T _{mb} = 25 °C;	<u>[1]</u>	-	100	Α
I _{SM}	peak source current	$t_p \le 10 \text{ µs}$; pulsed; $T_{mb} = 25 \text{ °C}$		-	923	Α
Avalanch	e ruggedness					
E _{DS(AL)S}	non-repetitive drain-source avalanche energy	V_{GS} = 10 V; $T_{j(init)}$ = 25 °C; I_D = 100 A; $V_{sup} \le$ 30 V; R_{GS} = 50 Ω ; unclamped		-	383	mJ

^[1] Continuous current is limited by package.

N-channel 30 V 1.3 m Ω logic level MOSFET in LFPAK






Fig 1. Normalized continuous drain currnet as a function of mounting base temperature



$$P_{der} = \frac{P_{tot}}{P_{tot(25^{\circ}C)}} \times 100\%$$

Fig 2. Normalized total power dissipation as a function of mounting base temperature



 $T_{mb} = 25 \,^{\circ}C; I_{DM}$ is single pulse

Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage

PH1330AL NXP Semiconductors

N-channel 30 V 1.3 m Ω logic level MOSFET in LFPAK

Thermal characteristics

Table 5. **Thermal characteristics**

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$R_{th(j-mb)}$	thermal resistance from junction to mounting base	see <u>Figure 4</u>	-	0.4	1.03	K/W




Fig 4. Transient thermal impedance from junction to mounting base as a function of pulse duration

N-channel 30 V 1.3 m Ω logic level MOSFET in LFPAK

6. Characteristics

Table 6. Characteristics

Table 6.	Characteristics					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static cha	racteristics					
$V_{(BR)DSS}$	drain-source	$I_D = 250 \mu A; V_{GS} = 0 V; T_j = 25 °C$	30	-	-	V
	breakdown voltage	$I_D = 250 \mu A; V_{GS} = 0 V; T_j = -55 ^{\circ}C$	27	-	-	V
$V_{GS(th)}$	gate-source threshold voltage	I_D = 1 mA; V_{DS} = V_{GS} ; T_j = 25 °C; see <u>Figure 10</u> and <u>11</u>	1.3	1.7	2.15	V
		I_D = 1 mA; V_{DS} = V_{GS} ; T_j = 150 °C; see <u>Figure 10</u>	0.65	-	-	V
		I_D = 1 mA; V_{DS} = V_{GS} ; T_j = -55 °C; see <u>Figure 10</u>	-	-	2.45	V
I _{DSS}	drain leakage current	$V_{DS} = 30 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	-	1.5	μΑ
		$V_{DS} = 30 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 150 ^{\circ}\text{C}$	-	-	500	μA
I _{GSS}	gate leakage current	$V_{GS} = 15 \text{ V}; V_{DS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	-	100	nA
		$V_{GS} = -15 \text{ V}; V_{DS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	-	100	nA
R_{DSon}	drain-source on-state resistance	V_{GS} = 4.5 V; I_{D} = 15 A; T_{j} = 25 °C; see Figure 17	-	1.43	1.95	mΩ
		V_{GS} = 10 V; I_{D} = 15 A; T_{j} = 100 °C; see <u>Figure 12</u>	-	-	1.8	mΩ
		V_{GS} = 10 V; I_{D} = 15 A; T_{j} = 150 °C; see Figure 12	-	1.9	2.8	mΩ
		V_{GS} = 10 V; I_{D} = 15 A; T_{j} = 25 °C; see Figure 17	-	1.04	1.3	mΩ
R _G	gate resistance		-	0.89	-	Ω
Dynamic	characteristics					
Q _{G(tot)}	total gate charge	$I_D = 25 \text{ A}$; $V_{DS} = 12 \text{ V}$; $V_{GS} = 10 \text{ V}$; see Figure 13 and 14	-	100	-	nC
		$I_D = 0 \text{ A}; V_{DS} = 0 \text{ V}; V_{GS} = 10 \text{ V}$	-	90 -	-	nC
		$I_D = 25 \text{ A}$; $V_{DS} = 12 \text{ V}$; $V_{GS} = 4.5 \text{ V}$;	-	46.6	-	nC
Q_{GS}	gate-source charge	see <u>Figure 13</u> and <u>14</u>	-	17.9	-	nC
Q _{GS(th)}	pre-threshold gate-source charge	$I_D = 25 \text{ A}$; $V_{DS} = 12 \text{ V}$; $V_{GS} = 4.5 \text{ V}$; see Figure 13	-	11	-	nC
Q _{GS(th-pl)}	post-threshold gate-source charge		-	6.9	-	nC
Q_GD	gate-drain charge	$I_D = 25 \text{ A}$; $V_{DS} = 12 \text{ V}$; $V_{GS} = 4.5 \text{ V}$; see Figure 13 and 14	-	9.3	-	nC
$V_{GS(pl)}$	gate-source plateau voltage	V_{DS} = 12 V; see <u>Figure 13</u> and <u>14</u>	-	2.53	-	V
C _{iss}	input capacitance	$V_{DS} = 12 \text{ V}; V_{GS} = 0 \text{ V}; f = 1 \text{ MHz};$	-	6227	-	pF
C _{oss}	output capacitance	T _j = 25 °C; see <u>Figure 15</u>	-	1415	-	pF
C _{rss}	reverse transfer capacitance		-	619	-	pF

N-channel 30 V 1.3 m Ω logic level MOSFET in LFPAK

 Table 6.
 Characteristics ...continued

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$t_{d(on)}$	turn-on delay time	V_{DS} = 12 V; R_{L} = 0.5 Ω ; V_{GS} = 4.5 V;	-	64	-	ns
t _r	rise time	$R_{G(ext)} = 5.6 \Omega$	-	108	-	ns
$t_{d(off)}$	turn-off delay time		-	106	-	ns
t _f	fall time		-	52	-	ns
Source-di	rain diode					
V_{SD}	source-drain voltage	$I_S = 25 \text{ A}; V_{GS} = 0 \text{ V}; T_j = 25 ^{\circ}\text{C};$ see <u>Figure 16</u>	-	0.88	1.2	V
t _{rr}	reverse recovery time	$I_S = 20 \text{ A}$; $dI_S/dt = -100 \text{ A/s}$; $V_{GS} = 0 \text{ V}$;	-	46	-	ns
Q _r	recovered charge	V _{DS} = 20 V	-	53	-	nC




Fig 5. Drain-source on-state resistance as a function of gate-source voltage; typical values






Fig 6. Input and reverse transfer capacitances as a function of gate-source voltage; typical values

N-channel 30 V 1.3 m Ω logic level MOSFET in LFPAK




 $T_j = 25 \,^{\circ}C; V_{DS} = 25 V$

Fig 7. Forward transconductance as a function of drain current; typical values




 $V_{DS} > I_D \times R_{DSon}$

Fig 9. Transfer characteristics: drain current as a function of gate-source voltage; typical valuesvalues



 $T_i = 25 \,^{\circ}C$

Fig 8. Output characteristics: drain current as a function of drain-source voltage; typical values




 $I_D = 1 \, mA; V_{DS} = V_{GS}$

Fig 10. Gate-source threshold voltage as a function of junction temperature

7 of 13

 $V_{GS}(V)$

N-channel 30 V 1.3 m Ω logic level MOSFET in LFPAK



$$T_j = 25 \,{}^{\circ}C; V_{DS} = 5 \, V$$

Fig 11. Sub-threshold drain current as a function of gate-source voltage




Fig 12. Normalized drain-source on-state resistance factor as a function of junction temperature





Fig 13. Gate charge waveform definitions



 $I_D = 25A$

Fig 14. Gate-source voltage as a function of gate charge; typical values

N-channel 30 V 1.3 m Ω logic level MOSFET in LFPAK




Fig 15. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values




Fig 16. Source current as a function of source-drain voltage; typical values




Fig 17. Drain-source on-state resistance as a function of drain current; typical values

N-channel 30 V 1.3 m Ω logic level MOSFET in LFPAK

Package outline




Fig 18. Package outline SOT1023 (LFPAK2)

Product data sheet

10 of 13

N-channel 30 V 1.3 m Ω logic level MOSFET in LFPAK

8. Revision history

Table 7. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
PH1330AL_1	20091014	Product data sheet	-	-

N-channel 30 V 1.3 mΩ logic level MOSFET in LFPAK

9. Legal information

9.1 Data sheet status

Document status [1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions".
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

9.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

9.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

TrenchMOS — is a trademark of NXP B.V.

10. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

N-channel 30 V 1.3 m Ω logic level MOSFET in LFPAK

11. Contents

1	Product profile
1.1	General description
1.2	Features and benefits1
1.3	Applications1
1.4	Quick reference data1
2	Pinning information2
3	Ordering information2
4	Limiting values2
5	Thermal characteristics4
6	Characteristics5
7	Package outline
8	Revision history11
9	Legal information12
9.1	Data sheet status
9.2	Definitions12
9.3	Disclaimers
9.4	Trademarks12
10	Contact information12

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

