

Features

- Fully qualified end product with Bluetooth™ v2.1+EDR, CE and FCC
- Low power consumption
- Integrated high output antenna
- Transmit power up to +4dBm (class2)
- Range up to 100m (line of sight)
- Piconet and Scatternet capability, support for up to 7 slaves
- Require only few external components
- Industrial temperature range -40°C to +85°C
- Serial interface up to 3 Mbps
- Extensive digital and analog I/O interface
- 15-bit mono audio codec
- Analogue and digital audio interface
- Low power modes
- Surface mountable, physical size: 24x13 mm
- Fully footprint compatible with F2M03AC2
- RoHS compliant


Applications

- Headsets
- Automotive hands-free kits
- Industrial and domestic appliances
- Medical systems
- Automotive applications
- Stand-alone sensors
- Embedded systems
- Cordless headsets
- Handheld, laptop and desktop computers
- Mobile phones









General Description

power F2M03ALA is a low embedded Bluetooth™ v2.1+EDR audio module with an on board antenna, integrated audio codec and amplifier. The module fully Bluetooth™ qualified as an end product requiring no additional qualification. With a transmit power of up to +4 dBm and receiver sensibility of down to -86 dBm combined with audio codec and low power consumption the F2M03ALA is suitable for the most demanding audio applications. The module is certified according to CE and FCC, which give fast and easy Plug-and-Go implementation and short time to market.

The standard firmware for F2M03ALA is the exceedingly reliable and powerful easy-to-use Wireless UART v4 firmware implementing the Bluetooth™ Serial Port Profile (SPP).



BLUETOOTH is a trademark owned by Bluetooth SIG, Inc., U.S.A. and licensed to Free2move



Table of contents

1	Dev	rice pinout	3
2	Dev	rice terminal functions	4
3	Fle	ctrical Characteristics	5
Ū	3.1	Power Consumption	
4		lio Characteristics	
4	Rac	ilo Characteristics	
5	Firr	nware versions	g
	5.1 5.2	Wireless UART	
_	_	HCI	
6	Dev	rice terminal description	19
	6.1	Mono Audio Interface	
	6.2	PCM CODEC Interface	
	6.3	UART Interface	
	6.4 6.5	USB Interface Serial Peripheral Interface	
	6.6	I ² C Interface	
	6.7	PIOs	
	6.8	Power supply	
7	Apr	olication information and integration manual	39
	7.1	Recommended land pattern	
	7.2	Layout guidelines	
	7.3	Certification considerations	
	7.4	Typical application schematic	42
8	Pac	kage information	43
9	Cer	tifications	44
	9.1	Bluetooth [®]	44
	9.2	CE	
	9.3	FCC	
10	0 Rol	IS and WEEE Statement	46
11	1 Tap	e and Reel information	47
	11.1	Package Tape dimensions	
	11.2	Reel dimensions	
12	2 Ord	ering information	48
13	3 Doo	cument history	49
1	4 Aor	onums and definitions	5.0



1 Device pinout

]
39	NC										NC	37
38	NC										NC	36
35	GND										GND	34
1	SPKR-										GND	33
2	SPKR+										PIO[9]	32
3	MIC-										PIO[2]	31
4	MIC+										PIO[3]	30
5	AUX_D	AC									PIO[8]	29
6	AIO[0]									F	RESET	28
7	GND										MOSI	27
8	RTS										MISO	26
9	RX										PI_CSB	25
10	TX					\mathcal{C}					PI_CLK	24
11	CTS				<u> </u>	ž	_	5		٥.	PIO[4]	23
12	VDD		+		\overline{O}	က်	\leq	0	~	$\overline{}$	PIO[5]	22
		GND	SB	SB	$\overline{\mathbb{Q}}$	Σ̈́	$\overline{\mathbb{Z}}$	PCM_OUT	9	P10[7]	[]	
		<u>ত</u>	ĭ	Ö	ď	<u>A</u>	Ţ	<u>A</u>		귭		
		13	4	15	16	17	8	19	20	7		

Pinout of the F2M03ALA seen from the component side [TOP VIEW]



2 Device terminal functions

Power supply	Pin	Pin type	Description
GND	7, 13, 33, 34,	VSS	Ground connections
	35		
NC	36,37,38,39	NC	Not connected, connect to unconnected
V/DD	40	1/00	pads to ensure mechanical robustness
VDD	12	VDD	Supply voltage 2.3V to 3.5V
Analog I/O	Pin	Pin type	Description
AUX_DAC	5	Analogue	Voltage DAC output
AIO(0)	6	Bi-directional Bi-directional	Programmable input/output line
Test and debug	Pin	Pin type	Description
RESET	28	CMOS input with weak internal pull-up	Reset if low. Input debounced so must be low for >5ms to cause a reset
SPI_MISO	26	CMOS output, tristatable with weak internal pull-down	Serial Peripheral Interface data output
SPI_CSB	25	CMOS input with weak internal pull-up	Chip select for Synchronous Serial Interface active low
SPI_CLK	24	CMOS input with weak internal pull-down	Serial Peripheral Interface clock
SPI_MOSI	27	CMOS input with weak internal pull-down	Serial Peripheral Interface data input
UART	Pin	Pin type	Description
UART_CTS	11	CMOS input with weak internal pull-down	UART clear to send active low
UART_TX	10	CMOS output	UART data output active high
UART_RTS	8	CMOS output, tristatable with internal pull-up	UART request to send active low
UART_RX	9	CMOS input with weak internal pull-down	UART data input active high
PCM	Pin	Pin type	Description
PCM_OUT	19	CMOS output, tristatable with weak internal weak pull down	Synchronous data output
PCM_SYNC	17	Bi-directional with weak internal pull-down	Synchronous data sync
PCM_IN	18	CMOS input, with weak internal pull-down	Synchronous data input
PCM_CLK	16	Bi-directional with weak internal pull-down	Synchronous data clock
USB	Pin	Pin type	Description
USB_D+	14	Bi-directional	USB data plus with selectable internal 1_5k Q pull-up resistor
USB_D-	15	Bi-directional	USB data minus
PIO	Pin	Pin type	Description
PIO(2)	31	Bi-directional with programmable strength	PIO
PIO(3)	30	internal pull-up/down n Bi-directional with programmable strength	PIO
1 10(3)	30	internal pull-up/down n	
PIO(4)	23	Bi-directional with programmable strength	PIO
PIO(5)	22	internal pull-up/down n Bi-directional with programmable strength	PIO
		internal pull-up/down n	
PIO(6)	20	Bi-directional with programmable strength internal pull-up/down n	PIO
PIO(7)	21	Bi-directional with programmable strength	PIO
DIO(8)	29	internal pull-up/down n Bi-directional with programmable strength	PIO
PIO(8)		internal pull-up/down n	
PIO(9)	32	Bi-directional with programmable strength internal pull-up/down n	PIO
Analog Audio	Pin	Pin type	Description
MIC+	4	Analogue input	Microphone input positive
MIC-	3	Analogue input	Microphone input negative
SPKR+	2	Analogue output	Speaker output positive
SPKR-	1	Analogue output	Speaker output negative



3 Electrical Characteristics

Absolute Maximum Ratings

Rating	Min	Max
Storage Temperature	-40°C	+105°C
Breakdown supply voltage	-0.4V	5.60V

Recommended Operating Conditions*

Rating	Min	Max
Operating temperature range	-40°C	+85°C
Supply voltage	2.2V	4.2V

^{*}F2M03ALA meet the Bluetooth v2.1+EDR specification when used in the recommended operating condition.

Digital Terminals

Digital Terminals	Min	Тур	Max	Unit
Input Voltage				
V _{IL} input logic level low, 2.7V ≤ VDD ≤ 3.0V	-0.4	-	+0.8	V
V _{IH} input logic level high	0.7VDD	-	VDD+0.4	V
Output Voltage				
V_{OL} output logic level low, (I_O = 4.0mA), 2.7V \leq VDD \leq 3.0V	-	-	0.2	V
V_{OH} output logic level high, (I_{O} = 4.0mA), 2.7V \leq VDD \leq 3.0V	VDD-0.2	-	-	V
Input and tristate current				
Strong pull-up	-100	-40	-10	μА
Strong pull-down	+10	+40	+100	μА
Weak pull-up	-5.0	-1.0	-0.2	μА
Weak pull-down	+0.2	+1.0	+5.0	μА
I/O pad leakage current	-1	0	+1	μA
C _I Input Capacitance	1.0	-	5.0	pF

USB Terminals

USB Terminals	Min	Тур	Max	Unit
USB Terminals				
VDD for correct USB operation	3.1	-	3.6	V
Input threshold				1
V _{IL} input logic level low	-	-	0.3VDD	V
V _{IH} input logic level high	0.7VDD	-	-	V
Input leakage current				
C _I Input capacitance	2.5	-	10.0	pF
Output levels to correctly terminated USB Cable				
V _{OL} output logic level low	0	-	0.2	V
V _{OH} output logic level high	2.8	-	VDD	V



Auxiliary ADC

Auxiliary ADC,	8-bit resolution	Min	Тур	Max	Unit
Resolution		-	-	8	Bits
Input voltage range (LSB size = 1.8/255= 7.1mV)		0	-	1.8	V
Accuracy	INL	-1	-	1	LSB
(Guaranteed monotonic)	DNL	0	-	1	LSB
Offset		-1	-	1	LSB
Gain Error		-0.8	-	0.8	%
Input Bandwidth		-	100	-	KHz
Conversion time		-	2.5	-	μS
Sample rate*		-	-	700	Sample/s

^{*}The ADC is accessed through the VM function. The sample rate given is achieved as a part of this function

Auxiliary DAC

Auxiliary DAC, 8-bit resolution	Min	Тур	Max	Unit
Resolution	-	-	8	Bits
Average output step size	12.5	14.5	17.0	mV
Output Voltage		Monotonic		
Voltage range (I _O =0mA)	0	-	VDD	V
Current range	-10.0	-	+0.1	mA
Minimum output voltage (I _O =100μA)	0	-	0.2	V
Maximum output voltage (I _O =10mA)	VDD-0.3	-	VDD	V
High impedance leakage current	-1	-	+1	μΑ
Offset	-220	-	+120	MV
Integral non-linearity	-2	-	+2	LSB
Settling time (50pF load)	-	-	10	μS

Notes:

Current drawn into a pin is defined as positive; current supplied out of a pin is defined as negative.

Audio CODEC

Audio CODEC, 15-Bit Resolution	Min	Тур	Max	Unit
(MIC and SPKR pins)				
Microphone Amplifier				
Input full scale at maximum gain	-	3	-	mV rms
Input full scale at minimum gain	-	350	-	mV rms
Gain resolution	2.8	3	3.2	dB
Gain range		42	-	dB
Distortion at 1kHz	-	-	-78	dB
Bandwidth	-	20	-	kHz
Input Impedance (Microphone input)	-	20	-	kΩ
Input Impedance (Line input)	-	130	-	kΩ
Analogue to Digital Converter				
Input sample rate	-	1	-	Msamples/s
Output sample rate	-	8	-	KSamples/s
Distortion and noise at 1kHz (relative to full scale)	-	-78	-75	dB
Digital to Analogue Converter				
Gain resolution	2.8	3	3.2	dB
Min gain	-	-18	-	dB
Max gain	-	3	-	dB
Speaker Driver				
Output voltage full scale swing (differential)	-	2.0	-	V Pk-Pk
Output current drive (at full scale swing)	10	20	40	mA
Output full scale current (at reduced swing)	-	75	-	mA
Output –3dB bandwith	-	18.5	-	kHz
Distortion and noise (relative to full scale) (32 Ω load)	-	-75	-	dB
differential				
Allowed load: resistive	8	-	OC	Ω
Allowed load: capacitive	-	-	500	pF



3.1 Power Consumption

Typical Average Current Consumption					
VDD=3.1V Temperature = +20	°C Output Pov	ver = 0dBm			
Operation Mode	Connection Type	UART Rate (kbps)	Average	Unit	
Page scan	-	115.2	0.49	mA	
Inquiry and page scan	-	115.2	0.83	mA	
ACL No traffic	Master	115.2	4.1	mA	
ACL With file transfer	Master	115.2	12	mA	
ACL No traffic	Slave	115.2	17	mA	
ACL With file transfer	Slave	115.2	21	mA	
ACL 40ms sniff	Master	38.4	2.4	mA	
ACL 1.28s sniff	Master	38.4	0.37	mA	
SCO HV1	Master	38.4	41	mA	
SCO HV3	Master	38.4	21	mA	
SCO HV3 30ms sniff	Master	38.4	20	mA	
ACL 40ms sniff	Slave	38.4	2.1	mA	
ACL 1.28s sniff	Slave	38.4	0.42	mA	
Parked 1.28s beacon	Slave	38.4	0.20	mA	
SCO HV1	Slave	38.4	41	mA	
SCO HV3	Slave	38.4	26	mA	
SCO HV3 30ms sniff	Slave	38.4	20	mA	
Standby Host connection	-	38.4	76	μΑ	
Reset (RESETB low)	-	-	58	μΑ	

Peak current consumption							
VDD=3.1V	VDD=3.1V Temperature = +20°C Output Power (max)= 4dBm						
	Mode		Тур	Unit			
Peak consumption	n during RF peaks	75	mA				



4 Radio Characteristics

VDD = 3.3V Temperature = 20 °C Frequency = 2.441GHz All measurements are based on the Bluetooth test specification.

Radio Characteristics		VDD = 3.3V		Te	Temperature = +25°C	
		Min	Тур	Max	Bluetooth Specification	Unit
Operating frequency		2402	-	2480		MHz
Maximum RF transmit powe	r	-	-	4	0 to 20	dBm
	Frequency (GHz)				≤-70	dBm
Sensitivity at 0.1% BER	2.402	-	TBD	-		
Sensitivity at 0.1% BER	2.441	-	TBD	-		
	2.480	-	TBD	-		
RF power control range		-	TBD	-	≥16	dB
RF power range control reso	olution	-	4	-	-	dB
20dB bandwidth for modulat	ed carrier	-	TBD	-	≤1000	kHz
Δf1avg .Maximum Modulation	on.	-	TBD	-	40 <f1avg<175< td=""><td></td></f1avg<175<>	
Δf2max .Minimum Modulation	on.	-	TBD	-	115	
Δf1avg/Δf2avg		-	TBD	-	≥0.80	-
Initial carrier frequency tolerance		-	TBD	-	±75	kHz
Drift Rate		-	TBD	-	≤20	KHz/50µs
Drift (single slot packet)		-	TBD	-	≤25	kHz
Drift (five slot packet)		-	TBD	-	≤40	kHz

Note:

The F2M03ALA has a maximum transmit power of +4dBm and is certified according to the Bluetooth v2.1+EDR specification as a Class2 device. It is though possible to restrict the maximum transmit power to comply with a Class3 device upon configuration.

Bluetooth Specification

Class of device	Maximum transmit power
Class1	+20dBm
Class2	+4dBm
Class3	0dBm



5 Firmware versions

F2M03 is supplied with Bluetooth stack firmware, which runs on the internal RISC micro controller of the Bluetooth module. This chapter includes an overview of the different options for more in depth information please use separate firmware datasheets provided by Free2move.


All firmware versions are compliant with the Bluetooth specification v2.1. The F2M03 software architecture allows Bluetooth processing to be shared between the internal micro controller and a host processor. Depending on application the upper layers of the Bluetooth stack (above HCI) can execute on-chip or on the host processor.

Running the upper stack on F2M03 module reduces (or eliminates, in the case of a on module application) the need for host-side software and processing time.


The integration approach depends on the type of product being developed. For example, performance will depend on the integration approach adopted. In general Free2move offers four categories of Bluetooth stack firmware:

- Wireless UART; offers a transparent UART interface to the Bluetooth channel. There is no need for additional drivers or Bluetooth software on the host.
- Embedded module solutions offer an application to run on the module. There is no need for an external host (E.g. a Bluetooth headset).
- Two-processor solution involving a host and host controller, where the higher layers of the Bluetooth stack has to be implemented on the host.
- Two-processor embedded solution offers a host with limited resources to gain access to a Bluetooth stack, with the higher layers on-chip, via a special API.


The protocol layer models for the different Bluetooth stack firmware categories can be represented as shown in the figures below.







HCI, (Two-Processor Architecture)



RFCOMM, (Embedded Two-Processor Architecture)

Wireless UART

Free2move's Wireless UART (WU) firmware is intended to replace the serial cable(s) connecting portable and/or fixed electronic devices. Key features are robustness, high configurability, high security, low complexity and low power. The WU firmware is compliant with the Bluetooth Serial Port Profile (SPP) for setting up emulated serial cable connections between connected devices. There is no additional need for drivers or an external host with Bluetooth software when using the WU firmware. When a successful Bluetooth connection is established the data channel and the voice channel can be used simultaneously or separately. All information sent/received at the data/voice interface of the WU unit is exchanged transparently via Bluetooth with the connected remote device.

HCI (Standard Two-Processor Solution)

For the standard two-processor solution, where the split between higher and lower layers of the stack takes place at the HCl, a complete Bluetooth stack is needed in the external host. It is often preferable to use this solution when the host is a personal computer of some description. However, in general this category can include any computing platform with communications capability that is not resource limited. Free2move do not offer the host stack.

Embedded Solution

This version of the stack firmware requires no host processor. All software layers, including application software, run on the internal RISC processor in a protected user software execution environment.

The embedded solution can be used for a single chip Bluetooth product. One example is a cordless headset. However this solution is equally applicable to any small wireless device that would benefit from a single processor solution.

Free2move can offers among others the following single chip solutions upon a custom request*:

- Headset / Hands Free
- Human Interface Device; Mouse, keyboard etc (HID)
- Dial Up Network (DUN)
- Audio Gateway Profile (AGP)
- OBEX
- Onboard application (development of customer specific applications)


^{*}Please consult your reseller for more information about custom firmwares.



5.1 Wireless UART

Free2move's Wireless UART (WU) firmware is intended to replace the serial cable(s) connecting portable and/or fixed electronic devices. Key features are robustness, high configurability, high security, low complexity and low power.

The WU firmware is compliant with the Bluetooth Serial Port Profile (SPP) for setting up emulated serial cable connections between connected devices. There is no additional need for drivers or an external host with Bluetooth software when using the WU firmware.



Wireless UART architecture

The WU application runs on top of an embedded Bluetooth v2.1 + EDR compliant stack, including protocols up to the RFCOMM layer. Point-to-point connections are supported. This means that a unit running WU can be either a master or slave unit.

The WU firmware offers one asynchronous data channel and one synchronous voice channel, both channels capable of full duplex transmissions.

When a successful Bluetooth connection is established the data channel and the voice channel can be used simultaneously or separately. All information sent/received at the data/voice interface of the WU unit is exchanged transparently via Bluetooth with the connected remote device.

The WU unit is set to operate in a default mode that allows the user to communicate via the asynchronous data channel over Bluetooth, as soon as a successful connection has been established. This can be achieved without sending any configuration commands to the WU firmware. However, as long as there is no Bluetooth connection established, it is possible to configure the WU firmware via hex commands (described in the document *Wireless_UART_protocol*) or using a Windows configuration software.



5.1.1 General I/O

General I/O interfaces are used for different purposes between the WU firmware and the Host:

- Asynchronous data interface configuration of the WU firmware or exchange transparent digital information between the connected Bluetooth devices.
- Synchronous voice interface exchange transparent voice information between the connected Bluetooth devices.
- Bluetooth connectivity PIO interfaces indication and disconnection of the established Bluetooth connection.
- Emulate serial handshaking PIO lines interface DTE or DCE serial handshake emulation between the connected Bluetooth devices.

UART interface (Asynchronous data and configuration):

UART	Signal Direction	Active (TTL)	Description
TX	Output	High	UART transmit data
RX	Input	High	UART receive data
RTS	Output	Low	UART request to send
CTS	Input	Low	UART clear to send

Voice interface:

CODEC I/O	Signal Direction	Description
MIC_P	Input (analogue)	Microphone input positive
MIC_N	Input (analogue)	Microphone input negative
AUX_DAC	Output (analogue)	Microphone input bias
SPKR_P	Output (analogue)	Speaker output positive
SPKR_N	Output (analogue)	Speaker output negative

PIOs are used to control/monitor the Bluetooth connectivity of the WU firmware.

PIO	Signal Direction	Active (TTL)	Description
2	Input	High	Request to close the current Bluetooth connection to the remote device.
3	Output	High	Indicates that a successful Bluetooth connection is established with a remote device.

To prevent connections or to close the current Bluetooth connection PIO[2] can be set high.

PIO[3] is held low as long as there is no Bluetooth connection. As soon as a successful Bluetooth connection has been established with a remote device, PIO[3] goes high.

PIOs can also be used to emulate serial handshaking lines between the connected Bluetooth devices. Emulation can either be DTE or DCE.

Emulated Signal	PIO	Signal Direction	Signal Direction	Active (TTL)
		Emulate DTE	Emulate DCE	
RI	4	Input	Output	High
DTR	5	Output	Input	High
DCD	6	Input	Output	High
DSR	7	Input	Output	High

While the handshaking lines are transparent to the data channel these I/O may also be used to transfer digital signals between two Free2move devices running WU



5.1.2 Settings

The default settings allow the user to communicate via Bluetooth, without sending any configuration commands, as soon as a successful connection has been established. Information sent and received on the serial interface of the WU unit at 38400 bps is transmitted transparently between the two connected devices. The default settings are valid as long as the user has made no configuration.

When there is no Bluetooth connection established it is possible to configure the WU firmware via commands sent on the serial interface. All settings changed by the user are stored in persistent memory.

The following serial settings are used for configuration mode and are not configurable:

Parameter	Default Value
Baud rate	38400
Data bits	8
Parity	None
Stop bits	1
Hardware flow control	On

To be able to send commands to the Wireless UART firmware, it must be set in *Host Controlled Mode* (HCM). As previously described the Wireless UART firmware can only enter HCM when no Bluetooth connection is established.

Once entered HCM there are several commands that can be issued:

- Configuration commands
- Software / Hardware reboot
- Inquiry (search for Bluetooth devices in the neighborhood)
- Pairing (device security authentication and encryption)
- Advanced configuration commands
- SCO commands
- Information commands
- Control commands

Configuration Commands

There are several settings stored in the Wireless UART firmware that can be read and modified by using the configuration commands.

Examples of these settings are:

- Local Bluetooth name
- Local SDP-service name
- Operating mode
- Serial port settings
- Bluetooth security settings (authentication, encryption)

There are two normal operating modes:

- Connecting mode Bluetooth master
- Endpoint mode Bluetooth slave

In Connecting mode the Wireless UART firmware will continuously try to establish a Bluetooth connection to a specified remote Bluetooth device in the neighborhood (Bluetooth master).

In Endpoint mode the Wireless UART firmware may accept connections from remote Bluetooth devices. A connection request will be accepted when the specified rules are fulfilled (Bluetooth slave).



Software / Hardware Reboot

This option gives the ability to be able to reboot the module via software commands.

Inquiry

Search for other Bluetooth devices in the neighborhood.

There are three configuration parameters:

- How many seconds the search should be active
- A filter, used when searching for devices of as certain class
- The possibility to include the Bluetooth name of the discovered devices

Pairing

When authentication is enabled, the devices must be paired before a successful connection can be established.

The Wireless UART firmware can either initiate pairing with a remote device or accept pairing requests.

During a pairing PIN codes are exchanged between the local and remote device. A successful pairing requires identical PIN codes. The result of the pairing attempt will be returned to the Host. If pairing was successful, a unique link key has been generated and saved in non-volatile memory. The link key is used in the connection establishment procedure for secure verification of the relationship between the paired devices.

The Wireless UART firmware allows the user to be paired with one device at a time. The last pin code entered and link key generated are saved.

Advanced configuration

Includes among others commands for enabling power save modes, fine tune performance, enabling modem emulation and changing transmit power.

SCO commands

Makes it possible to establish full duplex audio connections between two WU units.



5.1.3 Performance

The WU firmware is a complete on-chip application; limited resources restrict the maximum throughput. The table below shows the maximum achieved throughput when streaming data between two connected WU v4.00 devices at close range.

Direction	Baud Rate	Maximum Throughput (kbit/s (throughput mode))	Maximum Throughput (kbit/s) (latency mode)
Master to Slave	57600	~57.6	~57.6
Slave to Master	57600	~57.6	~57.6
Full duplex	57600	~57.6	~50.5
Master to Slave	115200	~115.1	~93.9
Slave to Master	115200	~115.1	~79.6
Full duplex	115200	~114.5	~42.0
Master to Slave	230400	~223.1	~158.0
Slave to Master	230400	~221.4	~117.7
Full duplex	230400	~172.7	~86.2
Master to Slave	460800	~228.6	~206.7
Slave to Master	460800	~222.7	~154.1
Full duplex	460800	~173.3	~109.8
Master to Slave	921600	~240.1	~235.7
Slave to Master	921600	~235.4	~186.0
Full duplex	921600	~174.7	~150.5


5.1.4 Configuration

The F2M03 can either be configured using hex commands described in the document "Wireless_UART_protocol.pdf" or using the Windows configuration software. The configuration software can be downloaded from www.free2move.net



5.2 HCI

In this implementation the internal processor of the module runs the Bluetooth stack up to the Host Controller Interface (HCI) as specified in the Bluetooth specification V1.1. The external host processor must provide all upper Bluetooth stack layers. Free2move do not offer a host stack solution for an external Host.



Standard Two-Processor Architecture

5.2.1 Standard Bluetooth Functionality

Bluetooth v2.1 + EDR mandatory functionality:

- Adaptive frequency hopping (AFH), including classifier
- Faster connection enhanced inquiry scan (immediate FHS response)
- LMP improvements
- Parameter ranges

Optional Bluetooth v2.1 + EDR functionality supported:

- Adaptive Frequency Hopping (AFH) as Master and Automatic Channel Classification
- Fast Connect Interlaced Inquiry and Page Scan plus RSSI during Inquiry
- Extended SCO (eSCO), eV3 +CRC, eV4, eV5
- SCO handle
- Synchronisation

The firmware has been written against the Bluetooth v2.1 + EDR specification.

- Bluetooth components: Baseband (including LC), LM and HCI
- Standard USB (v1.1) and UART (H4) HCI Transport Layers
- All standard radio packet types
- Full Bluetooth data rate, enhanced data rates of 2 and 3Mbps⁽¹⁾
- Operation with up to seven active slaves⁽¹⁾
- Operation with up to three SCO links, routed to one or more slaves
- Scatternet v2.5 operation
- Maximum number of simultaneous active ACL connections: 7⁽²⁾
- Maximum number of simultaneous active SCO connections: 3⁽²⁾
- Role switch: can reverse Master/Slave relationship
- All standard SCO voice coding, plus "transparent SCO"
- Standard operating modes: Page, Inquiry, Page-Scan and Inquiry-Scan
- All standard pairing, authentication, link key and encryption operations



- Standard Bluetooth power saving mechanisms: Hold, Sniff and Park modes, including "Forced Hold"
- Dynamic control of peers' transmit power via LMP
- Master/Slave switch
- Broadcast
- Channel quality driven data rate (CQDDR)
- All standard Bluetooth Test Modes
- Standard firmware upgrade via USB (DFU)

Note

(1)Maximum allowed by Bluetooth v2.1 + EDR specification.

(2)F2M03 supports all combinations of active ACL and SCO channels for both Master and Slave operation, as specified by the Bluetooth v2.1 + EDR specification.



5.2.2 Extra Functionality

The firmware extends the standard Bluetooth functionality with the following features:

- Supports BlueCore Serial Protocol (BCSP) a proprietary, reliable alternative to the standard Bluetooth (H4) UART Host Transport.
- Provides a set of approximately 50 manufacturer-specific HCl extension commands. This command set (called BCCMD "BlueCore Command") provides:
 - o Access to the module's general-purpose PIO port
 - The negotiated effective encryption key length on established Bluetooth links
 - Access to the firmware's random number generator
 - o Controls to set the default and maximum transmit powers these can help to reduce interference between overlapping, fixed-location piconets
 - Dynamic UART configuration
 - Radio transmitter enable/disable a simple command connects to a dedicated hardware switch that determines whether the radio can transmit.
- The firmware can read the voltage on a pair of the module's external pins (normally used to build a battery monitor, using either VM or host code).
- A block of BCCMD commands provides access to the module's Persistent Store (PS) configuration database. The database sets the device's Bluetooth address, Class of Device, radio (transmit class) configuration, SCO routing, LM, USB and DFU constants, etc.
- A UART "break" condition can be used in three ways:
 - Presenting a UART break condition to the module can force the module to perform a hardware reboot.
 - o Presenting a break condition at boot time can hold the module in a low power state, preventing normal initialisation while the condition exists.
 - o With BCSP, the firmware can be configured to send a break to the host before sending data normally used to wake the host from a Deep Sleep state.
- The DFU standard has been extended with public/private key authentication, allowing manufacturers to control the firmware that can be loaded onto their Bluetooth modules.
- A modified version of the DFU protocol allows firmware upgrade via the module's UART.
- A block of "radio test" or Built-In Self-Test (BIST) commands allows direct control of the module's radio. This aids the development of modules' radio designs and can be used to support Bluetooth qualification.
- Virtual Machine (VM). The VM allow development of customer applications on the module.
 Although the VM is mainly used with "RFCOMM builds" (alternative firmware builds providing L2CAP, SDP and RFCOMM), the VM can be used with this build to perform simple tasks such as flashing LEDs via the module's PIO port.
- Hardware low power modes: Shallow Sleep and Deep Sleep. The module drops into modes that significantly reduce power consumption when the software goes idle.


SCO channels are normally routed over HCI (over BCSP). However, up to three SCO channels can be routed over the module's single PCM port (at the same time as routing any other SCO channels over HCI).

6 Device terminal description

6.1 Mono Audio Interface

The F2M03ALA has an analog audio interface, which can be used for direct speaker drive and microphone input using a minimum number of external components. It is primarily intended for voice applications and it is fully operational from a single internal 1.8 Volt power supply. A fully differential architecture has been implemented for optimal power supply rejection and low noise performance. The digital format is 15-bit/sample linear PCM with a data rate of 8kHz.

The CODEC has an input stage containing a microphone amplifier, variable gain amplifier and Σ - Δ ADC. Its output stage contains a DAC, low-pass filter and output amplifier. The CODEC functional diagram is shown below.



6.1.1 Input Stage

A low noise variable gain amplifier amplifies the signal difference between inputs MIC N and MIC P. The input may be from either a microphone or line. The amplified signal is then digitised by a second order Σ - Δ ADC. The high frequency single bit output from the ADC is converted to 15-bit 8kHz linear PCM data.


The gain is programmable via firmware (subject to firmware support, consult available application notes and datasheets or contact free2move). The maximum range is 42dB with 3dB resolution. At maximum gain the full scale input level is 3mV rms. A bias network is required for operation with a microphone whereas the line input may be simply AC coupled. The following sections explain each of these modes. Single ended signals are supported by F2M03ALA: a single ended signal may be driven into either MIC N or MIC_P with the undriven input coupled to ground by a capacitor.

The signal to noise ratio is better than 60dB and distortion is less than -75dB



6.1.2 Microphone Input


The F2M03ALA audio CODEC has been designed for use with microphones that have sensitivities between -60 and -40dBV. The sensitivity of -60dBV is equivalent to a microphone output of 1 μ A when presented with an input level of 94dB SPL and loaded with 1 $k\Omega$. The microphone should be biased as shown in figure below.




The input impedance at MIC_N and MIC_P is typically $20k\Omega$. C1 and C2 should be 47nF. R_L sets the microphone load impedance and is normally between 1 and $2k\Omega$. V bias should be chosen to suit the microphone and have sufficient low *noise*. It may be obtained by filtering the *output of a PIO* line. (Subject to firmware support, consult available application notes and datasheets or contact free2move)

6.1.3 Line Input

If the input gain is set to less than 21 dB F2M03ALA automatically selects line input mode. In this mode the input impedance at MIC_N and MIC_P is increased to $130 \mathrm{k}\Omega$ typical. At the minimum gain setting the maximum input signal *level is 380 mV rms*. Figures below show two circuits for line input operation and show connections for either differential or single ended inputs.



Differential Microphone Input (C1 and C2 should be 15nF)




Single-ended Microphone Input (C1 and C2 should be 15nF).



6.1.4 Output stage

The digital data is converted to an analogue value by a DAC, then it is filtered prior to amplification by the output amplifier and it is available as a differential signal between SPKR P and SPKR N. The output amplifier is capable of driving a speaker directly if its impedance is greater than 8Ω . The amplifier is stable with capacitive loads up to 500pF. The gain is programmable with a range of 21dB and a resolution of 3dB. Maximum output level is typically 700 mV rms for high impedance loads, or 20mA rms for low impedance loads. The signal to noise is better than 70dB and the distortion is less than -75dB.





6.2 PCM CODEC Interface

Pulse Code Modulation (PCM) is the standard method used to digitise audio (particulary voice) for transmission over digital communication channels. Through its PCM interface, F2M03ALA has hardware support for continual transmission and reception of PCM data, thus reducing processor overhead for wireless headset and other audio applications. F2M03ALA offers a bi-directional digital audio interface that routes directly into the baseband layer of the on-chip firmware. It does not pass through the HCI protocol layer.

Hardware on F2M03ALA allows the data to be sent to and received from a SCO connection. Up to three SCO connections can be supported by the PCM interface at any one time⁽¹⁾

F2M03ALA can operate as the PCM interface Master generating an output clock of 128, 256 or 512kHz. When configured as PCM interface slave it can operate with an input clock up to 2048kHz. F2M03ALA is compatible with a variety of clock formats, including Long Frame Sync, Short Frame Sync and GCI timing environments.

It supports 13 or 16-bit linear, 8-bit μ-law or A-law companded sample formats at 8ksamples/s and can receive and transmit on any selection of three of the first four slots following PCM_SYNC. The PCM configuration options are enabled by firmware settings (contact Free2move).

F2M03ALA interfaces directly to PCM audio devices includes the following:


- WM8731 Audio CODEC from Wolfson Micro
- Qualcomm MSM 3000 series and MSM 5000 series CDMA baseband devices
- OKI MSM7705 four channel A-law and μ-law CODEC
- Motorola MC145481 8-bit A-law and µ-law CODEC
- Motorola MC145483 13-bit linear CODEC
- Winbond W681360R 13-bit linear CODEC
- STW 5093 and 5094 14-bit linear CODECs
- F2M03ALA is also compatible with the Motorola SSI[™] interface

Note

(1) Subject to firmware support, contact Free2move for current status.


6.2.1 PCM Interface Master/Slave

When configured as the Master of the PCM interface, F2M03ALA generates PCM_CLK and PCM_SYNC.



F2M03ALA as PCM Interface Master

When configured as the Slave of the PCM interface, F2M03ALA accepts PCM_CLK rates up to 2048kHz




F2M03ALA as PCM Interface Slave



6.2.2 Long Frame Sync

Long Frame Sync is the name given to a clocking format that controls the transfer of PCM data words or samples. In Long Frame Sync, the rising edge of PCM_SYNC indicates the start of the PCM word. When F2M03ALA is configured as PCM Master, generating PCM_SYNC and PCM_CLK, then PCM_SYNC is 8-bits long. When F2M03ALA is configured as PCM Slave, PCM_SYNC may be from two consecutive falling edges of PCM_CLK to half the PCM_SYNC rate (i.e., 62.5µs) long.




Long Frame Sync (Shown with 8-bit Companded Sample)

F2M03ALA samples PCM_IN on the falling edge of PCM_CLK and transmits PCM_OUT on the rising edge. PCM_OUT may be configured to be high impedance on the falling edge of PCM_CLK in the LSB position or on the rising edge.

6.2.3 Short Frame Sync

In Short Frame Sync the falling edge of PCM_SYNC indicates the start of the PCM word. PCM_SYNC is always one clock cycle long.




Short Frame Sync (Shown with 16-bit Sample)

As with Long Frame Sync, F2M03ALA samples PCM_IN on the falling edge of PCM_CLK and transmits PCM_OUT on the rising edge. PCM_OUT may be configured to be high impedance on the falling edge of PCM_CLK in the LSB position or on the rising edge



6.2.4 Multi-Slot Operation


More than one SCO connection over the PCM interface is supported using multiple slots. Up to three SCO connections can be carried over any of the first four slots.



Multi-slot Operation with Two Slots and 8-bit Companded Samples

6.2.5 GCI Interface

F2M03ALA is compatible with the General Circuit Interface, a standard synchronous 2B+D ISDN timing interface. The two 64Kbps B channels can be accessed when this mode is configured. In the GCI interface two clock cycles are required for each bit of the voice sample. The voice sample format is 8-bit companded. As for the standard PCM interface up to 3 SCO connections can be carried over the first four slots.



GCI Interface


The start of frame is indicated by PCM SYNC and runs at 8kHz. With F2M03ALA in Slave mode, the frequency of PCM_CLK can be up to 4.096MHz. In order to configure the PCM interface to work in GCI mode it is necessary to have the correct firmware support (contact Free2move)




6.2.6 Slots and Sample Formats

F2M03ALA can receive and transmit on any selection of the first four slots following each sync pulse. Slot durations can be either 8 or 16 clock cycles. Durations of 8 clock cycles may only be used with 8-bit sample formats. Durations of 16 clocks may be used with 8, 13 or 16-bit sample formats.


F2M03ALA supports 13-bit linear, 16-bit linear and 8-bit μ -law or A-law sample formats. The sample rate is 8ksamples/s. The bit order may be little or big endian. When 16-bit slots are used, the 3 or 8 unused bits in each slot may be filled with sign extension, padded with zeros or a programmable 3-bit audio attenuation compatible with some Motorola CODECs.




A 16-bit slot with 8-bit companded sample and sign extension selected



A 16-bit slot with 8-bit companded sample and zeros padding selected



A 16-bit slot with 13-bit linear sample and sign extension selected



A 16-bit slot with 13-bit linear sample and audio gain selected

6.2.7 Additional Features

F2M03ALA has a mute facility that forces PCM_OUT to be 0. In Master mode, PCM_SYNC may also be forced to 0 while keeping PCM_CLK running which some CODECS use to control power-down.




6.2.8 PCM Timing Information

PCM Master Timing

Symbol	Para	meter	Min ⁽¹⁾	Тур	Max ⁽²⁾	Unit
	PCM_CLK	4MHz DDS generation	-	128 256 512	-	kHz
f _{mclk}	frequency	48MHz DDS generation	2.9		-	kHz
-	PCM_SYNC frequency	y	-	8		kHz
t _{mclkh} (1)	PCM_CLK high 41	MHz DDS generation	980	-	-	ns
t _{mclk} l (1)	PCM_CLK low 4MHz DDS generation		730	-		ns
-	PCM_CLK jitter 481	MHz DDS generation			21	Ns pk-pk
$t_{\sf dmclksynch}$	Delay time from PCM_CLK high to PCM_SYNC high		-	-	20	ns
t _{dmclkpout}	Delay time from PCM_CLK high to valid PCM_OUT		-	-	20	ns
t _{dmclklsyncl}	Delay time from PCM_CLK low to PCM_SYNC low (Long Frame Sync only)		-	-	20	ns
t _{dmclkhsyncl}	Delay time from PCM_CLK high to PCM_SYNC low		-	-	20	ns
t _{dmclklpoutz}	Delay time from PCM_CLK low to PCMOUT high impedance		-	-	20	ns
t _{dmclkhpoutz}	Delay time from PCM CLK high to PCMOUT high impedance		-	-	20	ns
t _{supinclkl}	Set-up time for PCM_IN valid to PCM_CLK low		30	-	-	ns
t _{hpinclkl}	Hold time for PCM_Cl invalid	_K low to PCM_IN	10	-	-	ns

Note:(1) Assumes normal system clock operation. Figures will vary during low power modes, when system clock speeds are reduced.




PCM Master Timing

PCM Slave Timing

Symbol	Parameter	Min	Тур	Max	Unit
f _{sclk}	PCM clock frequency (Slave mode: input)	64	-	2048	kHz
f _{sclk}	PCM clock frequency (GCI mode)	128	-	4096	kHz
t _{sciki}	PCM_CLK low time	200	_	-	ns
t _{sclkh}	PCM_CLK high time	200	_	-	ns
t _{hsclksynch}	Hold time from PCM_CLK low to PCM_SYNC high	30	-	-	ns
tsusclksynch	Set-up time for PCM_SYNC high to PCM_CLK low	30	-	-	ns
t_{dpout}	Delay time from PCM_SYNC or PCM_CLK whichever is later, to valid PCM_OUT data (Long Frame Sync only)	-	-	20	ns
t _{dsclkhpout}	Delay time from CLK high to PCM_OUT valid data	-	-	20	ns
t _{dpoutz}	Delay time from PCM_SYNC or PCM_CLK low, whichever is later, to PCM_OUT data line high impedance	-	-	20	ns
t _{supinsclkl}	Set-up time for PCM_IN valid to CLK low	30	-	-	ns
t _{hpinsclkl}	Hold time for PCM_CLK low to PCM_IN invalid	30	-		ns
t _r	Edge rise time (CI = 50 pF, 10-90 %)	-	-	15	ns
T _f	Edge fall time (CI = 50 pF, 10-90 %)	-	-	15	ns






PCM slave timing



6.3 UART Interface

The F2M03ALA Bluetooth module's Universal Asynchronous Receiver Transmitter (UART) interface provides a simple mechanism for communicating with other serial devices using the RS232 standard⁽¹⁾.



Universal Asynchronous Receiver

Four signals are used to implement the UART function, as shown in the figure above. When F2M03ALA is connected to another digital device, UART_RX and UART_TX transfer data between the two devices. The remaining two signals, UART_CTS and UART_RTS, can be used to implement RS232 hardware flow control where both are active low indicators. All UART connections are implemented using CMOS technology and have signalling levels of 0V and VDD. UART configuration parameters, such as Baud rate and packet format, are set by Free2move firmware.

Note:

In order to communicate with the UART at its maximum data rate using a standard PC, an accelerated serial port adapter card is required for the PC.


⁽¹⁾ Uses RS232 protocol but voltage levels are 0V to VDD, (requires external RS232 transceiver IC)

Parameter		Possible Values
	Minimum	1200 Baud (≤2%Error)
Baud Rate	IVIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	9600 Baud (≤1%Error)
	Maximum	3MBaud (≤1%Error)
Flow Control		RTS/CTS or None
Parity		None, Odd or Even
Number of Stop Bits		1 or 2
Bits per channel		8

Possible UART Settings



The UART interface is capable of resetting the Free2move module upon reception of a break signal. A Break is identified by a continuous logic low on the UART_RX terminal, as shown in figure below. If tBRK is longer than a special value, defined by the Free2move firmware a reset will occur. This feature allows a host to initialise the system to a known state. Also, the F2M03ALA can emit a Break character that may be used to wake the Host. The above capabilities are not supported in the standard firmware, please contact Free2move for more information.



6.4 USB Interface

F2M03 contain a full-speed (12Mbits/s) USB interface, capable of driving a USB cable directly. No external USB transceiver is required. The device operates as a USB peripheral, responding to requests from a master host controller such as a PC. Both the OHCI and the UHCI standards are supported. The set of USB endpoints implemented behave as specified in the USB section of the Bluetooth specification v2.1+EDR. As USB is a master-slave orientated system, F2M03 only supports USB slave operation.

Note: The USB interface can only be used with the HCI firmware

6.4.1 USB Data Connections

The USB data lines emerge as pins USB_DP (USB +) and USB_DN (USB -) on the module. These terminals are connected to the internal USB I/O buffers of F2M03 and therefore have low output impedance. To match the connection to the characteristic impedance of the USB cable, series resistors must be connected to both USB + and USB -.

6.4.2 USB Pull-up Resistor

F2M03 features an internal USB pull-up resistor. This pulls the USB_DP pin weakly high when F2M03 is ready to enumerate. It signals to the PC that it is a full-speed (12Mbit/s) USB device.


The USB internal pull-up is implemented as a current source, and is compliant with 7.1.5 of the USB specification v1.1. The internal pull-up pulls USB DP high to at least 2.8V when loaded with a $15k\Omega$ -5% pull-down resistor (in the hub/host) (when VDD=3.1V). This presents a the venin resistance to the host of at least 900Ω . Alternatively, an external $1.5k\Omega$ pull-up resistor can be placed between a PIO line and D+ on the USB cable. The default setting for the HCI-firmware uses the internal pull-up resistor.

6.4.3 Power Supply

The minimum output high voltage for USB data lines is 2.8V. To safely meet the USB specification, the voltage on terminals must be an absolute minimum of 3.1V. Free2move recommends 3.3V for optimal USB signal quality.

6.4.4 Self-Powered Mode

In self-powered mode, the circuit is powered from its own power supply and not from the VBUS (5V) line of the USB cable (Default setting for the HCI-firmware). This is the easier mode for which to design for, as the design is not limited by the power that can be drawn from the USB hub or root port. However, it requires that VBUS be connected to F2M03 via a resistor network (Rvb1 and Rvb2), so F2M03 can detect when VBUS is powered up. F2M03 will not pull USB + high when VBUS is off.



Connections to F2M03 for Self-Powered Mode

The terminal marked USB ON is default PIO[2] in the standard HCI-firmware.




6.4.5 Bus-Powered Mode

In bus-powered mode the application circuit draws its current from the 5V VBUS supply on the USB cable. F2M03 negotiates with the PC during the USB enumeration stage about power consumption. Bus-Powered mode is not supported in the default firmware of the HCI-firmware

When selecting a regulator, be aware that VBUS may go as low as 4.4V. The inrush current (when charging reservoir and supply decoupling capacitors) is limited by the USB specification (see USB 1.1 specification, section 7.2.4.1). Some applications may require soft-start circuitry to limit inrush current if more than $10\mu F$ is present between VBUS and GND.

The 5V VBUS line emerging from a PC is often electrically noisy. Regulation down to e.g. VDD=3.3V should include careful filtering of the 5V line to attenuate noise that is above the voltage regulator's bandwidth. Excessive noise on the VDD supply pins of F2M03 may result in reduced receive sensitivity and a distorted transmit signal. Recommended voltage regulator for the F2M03 is presented in section <u>6.7</u>.



Connections to F2M03 for Bus-Powered Mode

Identifier	Value	Function
R _s	27Ω nominal	Impedance matching to USB cable
R _{vb1}	22kΩ-5%	VBUS ON sense divider
R _{vb2}	47kΩ - 5%	VBUS ON sense divider

USB Interface Component Values

Note:

USB ON is shared with F2M03's PIO terminals.



6.4.6 Suspend Current


USB devices that run off VBUS must be able to enter a suspended state, whereby they consume less that 0.5mA from VBUS. The voltage regulator circuit itself should draw only a small quiescent current (typically less than 100µA) to ensure adherence to the suspend-current requirement of the USB specification. This is not normally a problem with modern regulators. The entire circuit must be able to enter the suspend mode.

6.4.7 Detach and Wake Up Signaling

F2M03 can provide out-of-band signaling to a host controller by using the dedicated control lines called USB_DETACH and USB_WAKE_UP. These are outside the USB specification (no wires exist for them inside the USB cable), but can be useful when embedding F2M03 into a circuit where no external USB is visible to the user. Both control lines are shared with PIO pins and can be assigned to any PIO pin by firmware settings (contact Free2move)

USB_DETACH, is an input which, when asserted high, causes F2M03 to put USB- and USB+ in a high-impedance state and turns off the pull-up resistor on USB+. This detaches the device from the bus and is logically equivalent to unplugging the device. When USB_DETACH is taken low, F2M03 will connect back to USB and await enumeration by the USB host.

USB_WAKE_UP, is an active high output (used only when USB_DETACH is active) to wake up the host and allow USB communication to recommence. It replaces the function of the software USB WAKE_UP message (which runs over the USB cable proper), and cannot be sent while F2M03 is effectively disconnected from the bus.



6.4.8 USB Driver

A USB Bluetooth device driver is required to provide a software interface between F2M03 and Bluetooth applications running on the host. Free2move don't supply this driver.



6.4.9 USB 1.1 Compliance

The Bluetooth chip on the F2M03 is qualified to the USB specification v1.1, details of which are available from http://www.usb.org. The specification contains valuable information on aspects such as PCB track impedance, supply inrush current and product labeling.

Although F2M03's Bluetooth module meets the USB specification, Free2move cannot guarantee that an application circuit designed around the chip is USB compliant. The choice of application circuit, component choice and PCB layout all affect USB signal quality and electrical characteristics. The information in this document is intended as a guide and should be read in association with the USB specification. Independent USB qualification must be sought before an application is deemed USB compliant and can bear the USB logo. Such qualification can be obtained from a USB plugfest or from an independent USB test house.

Terminals USB+ and USB- adhere to the USB specification v2.0 (Chapter 7) electrical requirements. For ac and dc specifications for terminals USB_DETACH, USB_WAKE_UP, USB_PULL_UP and USB_ON, refer to section PIO specification.

6.4.10 2.0 Compatibility

F2M03 is compatible with USB specification v2.0 host controllers; under these circumstances the two ends agree the mutually acceptable rate of 12Mbits/s according to the USB v2.0 specification.



6.5 Serial Peripheral Interface

F2M03ALA is a slave device that uses terminals SPI_MOSI, SPI_MISO, SPI_CLK and SPI_CSB. This interface is used for program emulation/debug and IC test. It is also the means by which the F2M03ALA flash may be programmed, before any 'boot' program is loaded.

The SPI signals should be routed out from the module if you need to upgrade the firmware on the module in the future when the module is already soldered.

Note:

This interface is not a user interface and only used for initial download and configuration of the firmware for the module.

6.6 I²C Interface


PIO[8:6] can be used to form a master I²C interface. The interface is formed using software to drive these lines. Therefore, it is suited only to relatively slow functions such as driving a dot matrix liquid crystal display (LCD), keyboard scanner or EEPROM.

Notes:

The I²C interface is controlled by firmware specific settings. Please see specific firmware datasheet if the interface is available PIO lines need to be pulled-up through 2.2k: resistors.

PIO[7:6] dual functions, UART bypass and EEPROM support, therefore, devices using an EEPROM cannot support UART bypass mode.

For connection to EEPROMs, contact Free2move for information about devices that are currently supported.



Example EEPROM Connection



6.7 PIOs

The F2M03ALA have 8 programmable general-purpose I/O ports PIO[9:2] and one analog I/O port AIO[0]. The F2M03ALA also has one digital to analog port AUX_DAC. PIO lines is configured through software to have either weak or strong pull-ups or pull-downs.

All PIO lines are configured as inputs with weak pull-downs at reset.

AIO[0] functions available via this pin include an 8-bit ADC but can also be used as general-purpose I/O line. Typically the AIO[0] is used for battery voltage measurement. The voltage range for AIO[0] is constrained by the internal analogue supply voltage which is 1.8V.

The AUX_DAC is a 8-bit Digital to Analog Conveter used for customer specific applications. The voltage range is from 0V to VDD.

Note

The PIO, AIO and AUX_DAC lines are controlled by firmware specific settings. Please see specific firmware datasheet for information about the PIOs used!

6.7.1 General-purpose I/O lines

PIO[2]

I/O terminal with programmable strength internal pull-up/down.

PIO[3]

I/O terminal with programmable strength internal pull-up/down.

PIO[4]

I/O terminal with programmable strength internal pull-up/down.

PIO[5]

I/O terminal with programmable strength internal pull-up/down.

PIO[6]

I/O terminal with programmable strength internal pull-up/down.

PIO[7]

I/O terminal with programmable strength internal pull-up/down.

PIO[8]

I/O terminal with programmable strength internal pull-up/down.

PIO[9]

I/O terminal with programmable strength internal pull-up/down.

6.7.2 Analog I/O lines

AIO[0]

Programmable input/output line also possible to use as digital I/O

AUX DAC

Digital to Analog output line.



6.8 Power supply

The power supply for the F2M03ALA should be chosen carefully. Bad power supply can reduce the performance and may damage the module. It is also essential to use a proper reset circuit to the module for correct operation.

6.8.1 Voltage regulator

The F2M03ALA has one power supply, +VDD.

The voltage supplied should have low noise, less than 10mV rms between 0 and 10MHz. The transient response of the regulator is also important. At the start of a Bluetooth packet, power consumption will jump to high levels. The regulator should have a response time of 20µs or less; it is essential that the power rail recovers quickly.

Recommended voltage regulator: XC6209B332MR from Torex

6.8.2 Reset

The F2M03ALA has an active low reset (pin nr: 28). The reset pin MUST be connected to either a reset-circuit (voltage monitor) such as the TC1270AS, MAX811S, DS1818 or using an I/O from a microcontroller. Reset cannot be done with a R-C network. It is recommended to used one of the reset circuits mentioned above. Special considerations must be taken when using an I/O from a microcontroller; a pull-down resistor (typically $1.8k\Omega$) must be placed on the I/O-line.


It is recommended that RESET is applied for a period greater than 5ms.

At reset the digital I/O pins are set to inputs for bi-directional pins and outputs are tristated. The PIOs have weak pull-downs.

7 Application information and integration manual

7.1 Recommended land pattern

The module uses bottom pads for soldering optimized for an automatic solder line. It is also possible to solder the module manually by using hot air soldering. For manual soldering solder pads may in some situation be made slightly larger to allow easier warm up process.



Pad size: 0.7x1.2mm

Solder mask opening: Pad size + 0.1mm

Pitch: 1.0mm




7.2 Layout guidelines

To achieve good RF performance it is recommended to place ground plane(s) beneath the module but not under the antenna. The ground planes should be connected with vias surrounding the module. Except from the ground plane it is preferable that there are as few components and other material as possible nearby the antenna. Free air is the best surrounding for the antenna.

All GND pads must be connected directly to a flooded ground-plane. If more then one ground layer is used then make a good connection between them using many via holes. +VDD should be connected to the voltage supply using a wide trace.

- White area should be transparent, thus no ground plane.
- When using multilayer PCB, through plating is necessary.
- Other components may be placed on shaded area.





7.3 Certification considerations

The F2M03ALA module has been tested and found compliant to the essential requirements of the R&TTE directive 1999/5/EC. All possible testing on a modular level has been performed. However, for every end product that contains the module, due to the specific product design, additional requirements might become applicable. These are typically EMC, Safety and partly Radio requirements.


The end product manufacturer has to ensure, that the essential requirements of the R&TTE directive are fulfilled.

In case that that the requirements are not clear to the module integrator, it is recommended to consult a Notified Body or an accredited laboratory.

The end product must be labeled according to the CE mark labeling requirements.



7.4 Typical application schematic




Typical application schematic for F2M03ALA when using the Wireless UART firmware



8 Package information

F2M03ALA

(Top and side view)



Physical size [mm]:

Length: 24.0 Width: 13.0 Height: 2.1

Weight: TBD



9 Certifications

9.1 Bluetooth®

F2M03ALA has passed the Bluetooth Qualification/Certification process as specified within the Bluetooth Specifications V2.1/2.1+EDR and as required within the PRD 2.0.

QDID: B014393

9.2 CE

F2M03ALA complies with the requirements of R&TTE Directive 1999/5/CE, the European Community Directive 73/23/EEC and 93/68/EEC.

- EN 300 328
- EN 301 489-1/-17
- EN 60950



9.3 FCC

FCC-B Radio Frequency Interference Statement

This deceive has been tested and found to comply with the limits for a Class-B digital device, pursuant to part 15 of the FCC rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in commercial environment. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used according with the instruction manual, may cause harmful interference to radio communication. Operation of this equipment in a residential area is likely to cause harmful interference, in which case the user will be required to correct the interference at his own expense.

Notice1

The changes or modifications not expressly approved by the party responsible for the compliance could void the user's authority to operate the equipment.

Notice 2

Shielded interface cables an A.C. power cord, if any, must be used in order to comply with the emission limits.

Notice 3

This modular transmitter uses an electronic display of the FCC identification number, the information must be readily accessible on the device in which it is installed.

The FCC ID can be read from the UART of the device.

UART Settings:

Baud rate: 38400bps

Data bits: 8
Parity: None
Stop bits: 1

Send command: "VERSION" (ASCII characters) over the UART and the module will respond with software, hardware information and the FCC ID.

FCC ID R47F2M03AL

This device complies with part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) This device must accept any interference received, including interference that may cause undesired operation.

If the module is installed inside another device, then the outside of the device into which the module is installed must display a label referring to the enclosed module. This exterior label can use wording such as the following: "Contains FCC certified transmitter module(s)."

Any similar wording that expresses the same meaning may be used.



10 RoHS and WEEE Statement

F2M03ALA meets the requirements of Directive 2002/95/EC of the European Parliament and of the Council on the Restriction of Hazardous Substance (RoHS).


F2M03ALA also meet the requirements of Directive 2002/96/EG -Waste Electrical and Electronic Equipment (WEEE).



11 Tape and Reel information


11.1 Package Tape dimensions

TAPE DETAILS



11.2 Reel dimensions

Α	330.0 max
В	1.5 min
С	13.0±0.2
D	20.2 min
N	100.0
W1	44.4 +2.0 -0.0
W2	50.4 max





12 Ordering information

The F2M03ALA is available for ordering.

Part nr:	Description
F2M03ALA-S01	Low power Bluetooth Audio module with antenna and Wireless UART firmware (SPP)

Please visit our website: www.free2move.net for more information about local distributors and dealers.



13 Document history

Date	Revision	Reason for Change
DECEMBER 2008	а	First final release, Certification information updated.
NOVEMBER 2007	0	First preliminary release, all data within the document are still preliminary

F2M03ALADatasheet

Datasheet_F2M03ALA_rev_a.pdf

Last revision change December 2008



14 Acronyms and definitions

Term:	Definition:
Bluetooth	A set of technologies providing audio and data transfer over short-range radio
ACL	Asynchronous Connection-Less. A Bluetooth data packet.
AC	Alternating Current
A-law	Audio encoding standard
API	Application Programming Interface
BCSP	BlueCore™ Serial Protocol
BER	Bit Error Rate. Used to measure the quality of a link
C/I	Carrier Over Interferer
CMOS	Complementary Metal Oxide Semiconductor
CODEC	Coder Decoder
CPU	Central Processing Unit
CQDDR	Channel Quality Driven Data Rate
CTS	Clear to Send
CVSD	Continuous Variable Slope Delta Modulation
DAC	Digital to Analogue Converter
dBm	Decibels relative to 1mW
DC	Direct Current
DFU	Device Firmware Upgrade
GCI	General Circuit Interface. Standard synchronous 2B+D ISDN timing interface
HCI	Host Controller Interface
Host	Application's microcontroller
Host Controller	Bluetooth integrated chip
HV	Header Value
ISDN	Integrated Services Digital Network
ISM	Industrial, Scientific and Medical
ksamples/s	kilosamples per second
L2CAP	Logical Link Control and Adaptation Protocol (protocol layer)
LC	Link Controller
LSB	Least-Significant Bit
p-law	Encoding standard
MISO	Master In Serial Out
OHCI	Open Host Controller Interface
PA	Power Amplifier
PCB	Printed Circuit Board
PCM	Pulse Code Modulation. Refers to digital voice data
PIO	Parallel Input Output
RAM	Random Access Memory
RF	Radio Frequency
RFCOMM	Protocol layer providing serial port emulation over L2CAP
RISC	Reduced Instruction Set Computer
RSSI	Receive Signal Strength Indication
RTS	Ready To Send
RX	Receive or Receiver
SCO	Synchronous Connection-Oriented. Voice oriented Bluetooth packet
SDP	Service Discovery Protocol
SIG	Special Interest Group
SPI	Serial Peripheral Interface
SPP	Serial Port Profile
TBD	To Be Defined
TX	Transmit or Transmitter
UART	Universal Asynchronous Receiver Transmitter
USB	Universal Serial Bus or Upper Side Band (depending on context)
VM	Virtual Machine
WWW	world wide web
VV VV VV	world wide web



Contact information

For support questions please contact your local dealer For other purposes use: info@free2move.net Website: www.free2move.net

	Local dealer/distributor
į	
i	
1	
!	
į	
i	
ŀ	

The information given herein includes text, drawings, illustrations and schematics that are believed to be reliable. However, Free2move makes no warranties as to its accuracy or completeness and disclaims any liability in connection with its use. Free2move will in no case be liable for any incidental, indirect or consequential damages arising out of sale, resale, use or misuse of the product. Users of Free2move products should make their own evaluation to determine the suitability of each such product for the specific application.