











#### **SN74LVC16244A**

SCAS699C - AUGUST 2003-REVISED JUNE 2014

# SN74LVC16244A 16-Bit Buffer/Driver With 3-State Outputs

### **Features**

- Member of the Texas Instruments Widebus™ Family
- Operates From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max  $t_{pd}$  of 4.1 ns at 3.3 V
- Typical V<sub>OLP</sub> (Output Ground Bounce) <0.8 V at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$
- Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot) >2 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- Ioff Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V<sub>CC</sub>)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 1000-V Charged-Device Model (C101)

## 2 Applications

- Servers
- PCs and Notebooks
- **Network Switches**
- Wireless and Telecom Infrastructures
- TV Set-top Boxes
- Electronic Points of Sale

36

3A3

3A4

### 3 Description

This 16-bit buffer/driver is designed for 1.65-V to 3.6-V V<sub>CC</sub> operation. The SN74LVC16244A device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	TSSOP (48)	12.50 mm × 6.10 mm
SN74LVC16244A	TVSOP (48)	9.70 mm × 4.40 mm
	SSOP (48)	15.88 mm × 7.49 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.


> 13 - 3Y1

14 3Y2

16 3Y3

17\_\_ 3Y4

## Simplified Schematic



30 19 4Y1 20 4A3 \_\_\_\_\_ 22 4Y3 23

Pin numbers shown are for the DGG, DGV, and DL packages.



## **Table of Contents**

1	Features 1	9 De	tailed Description	11
2	Applications 1	9.	1 Overview	11
3	Description 1	9.2	2 Functional Block Diagram	<u>1</u> 1
4	Simplified Schematic1	9.3	B Feature Description	11
5	Revision History2	9.4	4 Device Functional Modes	<u>1</u> 1
6	Pin Configuration and Functions	10 A	oplication and Implementation	12
7	Specifications	10	.1 Application Information	12
•	7.1 Absolute Maximum Ratings	10	.2 Typical Application	12
	7.1 Absolute Maximum Ratings	11 Pc	ower Supply Recommendations	13
	7.3 Recommended Operating Conditions	12 La	ıyout	13
	7.4 Thermal Information	12	.1 Layout Guidelines	13
	7.5 Electrical Characteristics—DC Limit Changes 8	12	.2 Layout Example	13
	7.6 Switching Characteristics, –40°C to 85°C	13 De	evice and Documentation Support	14
	7.7 Switching Characteristics, –40°C to 125°C	13		
	7.8 Operating Characteristics	13	.2 Electrostatic Discharge Caution	14
	7.9 Typical Characteristics	13	.3 Glossary	
8	Parameter Measurement Information 10		echanical, Packaging, and Orderable formation	


## 5 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (April 2009) to Revision C	Page
Updated document to new TI data sheet format	1
Deleted Ordering Information table.	1
Updated I <sub>off</sub> Feature bullet	1
Added Applications	1
Added Device Information table.	1
Added Handling Ratings table	6
Changed MAX operating free-air temperature from 85°C to 125°C	7
Added Thermal Information table	7
Added –40°C TO 125°C temperature range to Electrical Characteristics table	8
<ul> <li>Added Switching Characteristics table for –40°C TO 125°C temperature range</li> </ul>	9
Added Typical Characteristics	9



## 6 Pin Configuration and Functions





#### **Pin Functions**

PIN		I/O	DESCRIPTION
NO.	NAME	1/0	DESCRIPTION
1	1 <del>OE</del>	I	Output enable 1
2	1Y1	0	1Y1 Output
3	1Y2	0	1Y2 Output
4	GND	_	Ground pin
5	1Y3	0	1Y3 Output
6	1Y4	0	1Y4 Output
7	VCC	_	Power pin
8	2Y1	0	2Y1 Output
9	2Y2	0	2Y2 Output
10	GND	_	Ground pin
11	2Y3	0	2Y3 Output
12	2Y4	0	2Y4 Output
13	3Y1	0	3Y1 Output
14	3Y2	0	3Y2 Output
15	GND	_	Ground pin
16	3Y3	0	3Y3 Output
17	3Y4	0	3Y4 Output
18	VCC	_	Power pin

Copyright © 2003–2014, Texas Instruments Incorporated



## Pin Functions (continued)

PIN		1/0	DESCRIPTION
NO.	NAME	I/O	DESCRIPTION
19	4Y1	0	4Y1 Output
20	4Y2	0	4Y2 Output
21	GND	_	Ground pin
22	4Y3	0	4Y3 Output
23	4Y4	0	4Y4 Output
24	4 <del>OE</del>	I	Output enable 4
25	3 <del>OE</del>	I	Output enable 3
26	4A4	1	4A4 Input
27	4A3	1	4A3 Input
28	GND	_	Ground pin
29	4A2	I	4A2 Input
30	4A1	1	4A1 Input
31	VCC	_	Power pin
32	3A4	1	3A4 Input
33	3A3	I	3A3 Input
34	GND	_	Ground pin
35	3A2	1	3A2 Input
36	3A1	1	3A1 Input
37	2A4	1	2A4 Input
38	2A3	I	2A3 Input
39	GND	_	Ground pin
40	2A2	I	2A2 Input
41	2A1	1	2A1 Input
42	VCC	_	Power pin
43	1A4	I	1A4 Input
44	1A3	I	1A3 Input
45	GND	_	Ground pin
46	1A2	1	1A2 Input
47	1A1	I	1A1 Input
48	2 <del>OE</del>	I	Output enable 2



GQL OR ZQL PACKAGE (TOP VIEW)




Table 1. Pin Assignments<sup>(1)</sup> (56-Ball GQL or ZQL Package)

	1	2	3	4	5	6
Α	1 <del>OE</del>	NC	NC	NC	NC	2 <del>OE</del>
В	1Y2	1Y1	GND	GND	1A1	1A2
С	1Y4	1Y3	V <sub>CC</sub>	V <sub>CC</sub>	1A3	1A4
D	2Y2	2Y1	GND	GND	2A1	2A2
E	2Y4	2Y3			2A3	2A4
F	3Y1	3Y2			3A2	3A1
G	3Y3	3Y4	GND	GND	3A4	3A3
Н	4Y1	4Y2	V <sub>CC</sub>	V <sub>CC</sub>	4A2	4A1
J	4Y3	4Y4	GND	GND	4A4	4A3
K	4 <del>OE</del>	NC	NC	NC	NC	3 <del>OE</del>

(1) NC - No internal connection




Table 2. Pin Assignments<sup>(1)</sup> (54-Ball GRD or ZRD Package)

	1	2	3	4	5	6
Α	1Y1	NC	1 <del>OE</del>	2 <del>OE</del>	NC	1A1
В	1Y3	1Y2	NC	NC	1A2	1A3
С	2Y1	1Y4	V <sub>CC</sub>	$V_{CC}$	1A4	2A1
D	2Y3	2Y2	GND	GND	2A2	2A3
E	3Y1	2Y4	GND	GND	2A4	3A1
F	3Y3	3Y2	GND	GND	3A2	3A3
G	4Y1	3Y4	V <sub>CC</sub>	$V_{CC}$	3A4	4A1
Н	4Y3	4Y2	NC	NC	4A2	4A3
J	4Y4	NC	4 <del>0E</del>	3 <del>0E</del>	NC	4A4

(1) NC - No internal connection



### 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	6.5	V
VI	Input voltage range (2)		-0.5	6.5	V
Vo	Voltage range applied to any output in the high-imp	pedance or power-off state (2)	-0.5	6.5	V
Vo	Voltage range applied to any output in the high or	low state (2)(3)	-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
Io	Continuous output current			±50	mA
	Continuous current through each V <sub>CC</sub> or GND		±100	mA	

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature range			150	°C
V <sub>(ESD)</sub>	Flectrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	0	2000	\/
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	0	1000	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed. The value of  $V_{CC}$  is provided in the *Recommended Operating Conditions* table.



## 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT	
\/	Supply voltage	Operating	1.65	3.6	V	
$V_{CC}$		Data retention only	1.5		V	
		V <sub>CC</sub> = 1.65 V to 1.95 V	0.65 × V <sub>CC</sub>			
$V_{IH}$	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$			V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2			
		V <sub>CC</sub> = 1.65 V to 1.95 V	0.0	35 × V <sub>CC</sub>		
$V_{IL}$	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8		
$V_{I}$	Input voltage		0	5.5	V	
	Output voltage	High or low state	0	$V_{CC}$	V	
Vo		3-state	0	5.5	V	
		V <sub>CC</sub> = 1.65 V		-4		
	High lovel output ourrent	V <sub>CC</sub> = 2.3 V		-8	— mA	
I <sub>OH</sub>	High-level output current	$V_{CC} = 2.7 \text{ V}$		-12		
		V <sub>CC</sub> = 3 V		-24		
		V <sub>CC</sub> = 1.65 V		4		
	Low level output ourrent	V <sub>CC</sub> = 2.3 V		8	mΛ	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 2.7 V		12	mA	
		V <sub>CC</sub> = 3 V		24		
Δt/Δν	Input transition rise or fall rate			10	ns/V	
T <sub>A</sub>	Operating free-air temperature		-40	125	°C	

<sup>(1)</sup> All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

### 7.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	DGG	DGV	DL	LINUT
THERMAL METRIC		48 PINS	48 PINS	48 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	64.3	78.4	68.4	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	17.6	30.7	34.7	
$R_{\theta JB}$	Junction-to-board thermal resistance	31.5	41.8	41.0	90044
ΨЈТ	Junction-to-top characterization parameter	1.1	3.8	12.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	31.2	41.3	40.4	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	n/a	n/a	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



## 7.5 Electrical Characteristics—DC Limit Changes

over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST SOMBITIONS	.,	–40°C	TO 85°C		-40°C TO 125°C			
PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP <sup>(1)</sup>	MAX	MIN	TYP <sup>(1)</sup>	MAX	UNIT
	I <sub>OH</sub> = -100 μA	1.65 V to 3.6 V	V <sub>CC</sub> - 0.2			V <sub>CC</sub> - 0.2			
	$I_{OH} = -4 \text{ mA}$	1.65 V	1.2	·		1.2			
$V_{OH}$	$I_{OH} = -8 \text{ mA}$	2.3 V	1.7			1.7			V
	12 m 4	2.7 V	2.2			2.2			
	$I_{OH} = -12 \text{ mA}$	3 V	2.4			2.4			  -
	I <sub>OH</sub> = -24 mA	3 V	2.2			2.2			
	I <sub>OL</sub> = 100 μA	1.65 V to 3.6 V			0.2			0.2	V
	I <sub>OL</sub> = 4 mA	1.65 V		·	0.45			0.45	
$V_{OL}$	I <sub>OL</sub> = 8 mA	2.3 V			0.7			0.7	
	I <sub>OL</sub> = 12 mA	2.7 V			0.4			0.4	
	I <sub>OL</sub> = 24 mA	3 V			0.55			0.55	
I <sub>I</sub>	V <sub>I</sub> = 0 to 5.5 V	3.6 V			±5			±5	μΑ
I <sub>off</sub>	$V_I$ or $V_O = 5.5 \text{ V}$	0			±10			±20	μΑ
I <sub>OZ</sub>	V <sub>O</sub> = 0 to 5.5 V	3.6 V			±10			±10	μΑ
1	V <sub>I</sub> = V <sub>CC</sub> or GND	3.6 V			20			20	
I <sub>CC</sub>	$3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}^{(2)}$ $I_{\text{O}} = 0$	3.0 V			20			20	μΑ
ΔI <sub>CC</sub>	One input at V <sub>CC</sub> – 0.6 V, Other inputs at V <sub>CC</sub> or GND	2.7 V to 3.6 V			500			500	μΑ
C <sub>i</sub>	$V_I = V_{CC}$ or GND	3.3 V		5.5					pF
C <sub>o</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	3.3 V		6					pF

<sup>(1)</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C. (2) This applies in the disabled state only.



## 7.6 Switching Characteristics, -40°C to 85°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

	1 0		<u>`</u>	<u> </u>		, , ,					
			−40°C TO 85°C								
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	Α	Υ	1.5	6.6	1	3.9	1	4.7	1.1	4.1	ns
t <sub>en</sub>	ŌĒ	Υ	1.5	7.5	1	4.7	1	5.8	1.0	4.6	ns
t <sub>dis</sub>	ŌĒ	Υ	1.5	10.3	1	5.3	1	6.2	1.8	5.8	ns
t <sub>sk(o)</sub>										1	ns

### 7.7 Switching Characteristics, -40°C to 125°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)


					-40	°C TO 1	25°C				
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		V <sub>CC</sub> = 2.7 V		V <sub>CC</sub> = 3.3 V ± 0.3 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>pd</sub>	Α	Υ	1.5	7.1	1	4.4	1	5.2	1.1	4.6	ns
t <sub>en</sub>	ŌĒ	Υ	1.5	8.0	1	6.0	1	6.3	1.0	5.1	ns
t <sub>dis</sub>	ŌĒ	Υ	1.5	10.8	1	5.7	1	6.7	1.8	6.3	ns
t <sub>sk(o)</sub>										1.5	ns

### 7.8 Operating Characteristics

 $T_A = 25^{\circ}C$ 

	PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT	
	Power dissipation capacitance	Outputs enabled	f 10 MHz	33	35	39	pF	
C <sub>pd</sub>	per buffer/driver	Outputs disabled	f = 10 MHz	2	3	4		

### 7.9 Typical Characteristics







Figure 2. TPD Across Temperature at 3.3 V




### 8 Parameter Measurement Information



TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

	INF	PUTS	.,	v		_	v
V <sub>CC</sub>	$V_{I}$	t <sub>r</sub> /t <sub>f</sub>	V <sub>M</sub>	V <sub>LOAD</sub>	CL	R <sub>L</sub>	$V_{\Delta}$
1.8 V $\pm$ 0.15 V	V <sub>CC</sub>	≤ <b>2</b> ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	30 pF	<b>1 k</b> Ω	0.15 V
2.5 V $\pm$ 0.2 V	$V_{CC}$	≤ <b>2</b> ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V $\pm$ 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms

Submit Documentation Feedback

Copyright © 2003–2014, Texas Instruments Incorporated




### 9 Detailed Description

#### 9.1 Overview

This 16-bit buffer/driver is designed for 1.65-V to 3.6-V  $V_{CC}$  operation. The SN74LVC16244A device is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and busoriented receivers and transmitters. The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides true outputs and symmetrical active-low output-enable ( $\overline{OE}$ ) inputs.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.

### 9.2 Functional Block Diagram



Pin numbers shown are for the DGG, DGV, and DL packages.

#### 9.3 Feature Description

- · Wide operating voltage range
  - Operates from 1.65 V to 3.6 V
- Allows down voltage translation
  - Inputs accept voltages to 5.5 V
- I<sub>off</sub> feature
  - Allows voltages on the inputs and outputs when V<sub>CC</sub> is 0 V

### 9.4 Device Functional Modes

Table 3. Function Table (Each 4-bit Buffer)

-		
INP	UTS	OUTPUT
ŌĒ	Α	Υ
L	Н	Н
L	L	L
Н	Χ	Z

Copyright © 2003–2014, Texas Instruments Incorporated



### 10 Application and Implementation

#### **10.1** Application Information

The SN74LVC16244A device is a 16-bit buffer/driver. This device can be used as four 4-bit, two 8-bit, or one 16-bit buffer. It allows data transmission from the A bus to the Y bus with 4 separate enable pins that control 4 bits each. The output-enable  $(\overline{OE})$  input can be used to disable sections of the device so that the buses are effectively isolated. The device has 5.5 V tolerant inputs at any valid  $V_{CC}$  which allows it to be used in multipower systems and can be used for down translation.

### 10.2 Typical Application




Figure 4. Typical Application Diagram

#### 10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads; therefore, routing and load conditions should be considered to prevent ringing.


### 10.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
  - Rise time and fall time specs: See (Δt/ΔV) in the Recommended Operating Conditions table.
  - Specified high and low levels: See (V<sub>IH</sub> and V<sub>II</sub>) in the Recommended Operating Conditions table.
  - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V<sub>CC</sub>.
- 2. Recommend Output Conditions
  - Load currents should not exceed 25 mA per output and 50 mA total for the part.
  - Outputs should not be pulled above V<sub>CC</sub>.



## Typical Application (continued)

### 10.2.3 Application Curves



### 11 Power Supply Recommendations

The power supply can be any voltage between the MIN and MAX supply voltage rating located in the Recommended Operating Conditions table.

Each  $V_{CC}$  pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1  $\mu$ f is recommended; if there are multiple  $V_{CC}$  pins, then 0.01  $\mu$ f or 0.022  $\mu$ f is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1  $\mu$ f and a 1  $\mu$ f are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

### 12 Layout

#### 12.1 Layout Guidelines

When using multiple-bit logic devices, inputs should never float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Figure 6 specifies the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is generally acceptable to float outputs, unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the output section of the part when asserted. This will not disable the input section of the I/Os, so they cannot float when disabled.

### 12.2 Layout Example




Figure 6. Layout Diagram



### 13 Device and Documentation Support

#### 13.1 Trademarks

Widebus is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

### 13.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 13.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms and definitions.

## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





20-Jan-2021

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
74LVC16244ADGGRG4	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC16244A	Samples
SN74LVC16244ADGG	ACTIVE	TSSOP	DGG	48	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC16244A	Samples
SN74LVC16244ADGGR	ACTIVE	TSSOP	DGG	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC16244A	Samples
SN74LVC16244ADGVR	ACTIVE	TVSOP	DGV	48	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LD244A	Samples
SN74LVC16244ADL	ACTIVE	SSOP	DL	48	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC16244A	Samples
SN74LVC16244ADLR	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC16244A	Samples
SN74LVC16244ADLRG4	ACTIVE	SSOP	DL	48	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC16244A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



### PACKAGE OPTION ADDENDUM

20-Jan-2021

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LVC16244A:

Automotive: SN74LVC16244A-Q1

Enhanced Product: SN74LVC16244A-EP

#### NOTE: Qualified Version Definitions:


- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications

## PACKAGE MATERIALS INFORMATION

www.ti.com 13-Jan-2021

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC16244ADGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	13.0	1.8	12.0	24.0	Q1
SN74LVC16244ADGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1
SN74LVC16244ADLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1

www.ti.com 13-Jan-2021




\*All dimensions are nominal

7 till dillitoriolorio di o mominidi							
Device	Device Package Type		Package Drawing Pins		Length (mm)	Width (mm)	Height (mm)
SN74LVC16244ADGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74LVC16244ADGVR	TVSOP	DGV	48	2000	853.0	449.0	35.0
SN74LVC16244ADLR	SSOP	DL	48	1000	367.0	367.0	55.0

## DL (R-PDSO-G48)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



### DGV (R-PDSO-G\*\*)

### 24 PINS SHOWN

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



SMALL OUTLINE PACKAGE



### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
  4. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



### DGG (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE PACKAGE

#### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated